summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/dcp847ske/early_southbridge.c
diff options
context:
space:
mode:
authorpoornima tom <poornima.tom@intel.com>2024-02-09 20:11:09 +0530
committerFelix Held <felix-coreboot@felixheld.de>2024-03-04 14:51:44 +0000
commitd45f6ea35fc5b5e0d0d5768f5efdbb5f22c37993 (patch)
treed45ee81d821e6cb24f297e9ef94bf607ffd0b15d /src/mainboard/intel/dcp847ske/early_southbridge.c
parent92a9d9314421369bdff572b4d34fd1258585ffe3 (diff)
mb/google/brox: Update Verbtable for beep functionality
For boot beep functionality, relevant register values are required to be updated. BUG=b:324528901 BRANCH=None TEST=Build & verified Boot Beep functionality on Brox Change-Id: If236c8ac173a279db676af412377fa4e4122c1cd Signed-off-by: poornima tom <poornima.tom@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/80416 Reviewed-by: Krishna P Bhat D <krishna.p.bhat.d@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/intel/dcp847ske/early_southbridge.c')
0 files changed, 0 insertions, 0 deletions