aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/d510mo/devicetree.cb
diff options
context:
space:
mode:
authorDamien Zammit <damien@zamaudio.com>2016-01-26 13:52:33 +1100
committerMartin Roth <martinroth@google.com>2016-01-28 17:53:57 +0100
commit7102d005b9c3b398a2c5fd6f20cfa5aa335fed38 (patch)
treec86a2536f67755ee8f45045373326de544dac2ee /src/mainboard/intel/d510mo/devicetree.cb
parent51fdb9256a56c95dbab9b0542eb84df79a640e34 (diff)
mb/intel/d510mo: Add missing GPIO and GPEN
Change-Id: I56c0a55d57d8beabcb33cf1984b037556a71a8b9 Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/13452 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/mainboard/intel/d510mo/devicetree.cb')
-rw-r--r--src/mainboard/intel/d510mo/devicetree.cb1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/intel/d510mo/devicetree.cb b/src/mainboard/intel/d510mo/devicetree.cb
index 221cc54621..c6f39a0f79 100644
--- a/src/mainboard/intel/d510mo/devicetree.cb
+++ b/src/mainboard/intel/d510mo/devicetree.cb
@@ -36,6 +36,7 @@ chip northbridge/intel/pineview # Northbridge
register "ide_enable_primary" = "0x1"
register "ide_enable_secondary" = "0x0"
register "sata_ahci" = "0x0"
+ register "gpe0_en" = "0x20000040"
device pci 1b.0 on end # Audio
device pci 1c.0 on end # PCIe 1