diff options
author | Andrey Petrov <andrey.petrov@intel.com> | 2016-09-22 18:13:24 -0700 |
---|---|---|
committer | Aaron Durbin <adurbin@chromium.org> | 2016-09-24 04:24:54 +0200 |
commit | c2586db7909303d1b36b7f5fbf7ccde916d6a944 (patch) | |
tree | 935bfc2a3b5794c878600cd23764fd80eec984e8 /src/mainboard/intel/amenia/chromeos.fmd | |
parent | d4c89e40c0d12b6e32daea31e4113801c6b855b2 (diff) |
intel/amenia: Remove Amenia mainboard
The mainboard is not being worked on anymore, not available outside of
Intel and thus has litle practical use. Remove mainboard code completely.
Change-Id: Ic2c7ea3810ee70afc01a42786f8ccba9313134e4
Signed-off-by: Andrey Petrov <andrey.petrov@intel.com>
Reviewed-on: https://review.coreboot.org/16725
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/mainboard/intel/amenia/chromeos.fmd')
-rw-r--r-- | src/mainboard/intel/amenia/chromeos.fmd | 52 |
1 files changed, 0 insertions, 52 deletions
diff --git a/src/mainboard/intel/amenia/chromeos.fmd b/src/mainboard/intel/amenia/chromeos.fmd deleted file mode 100644 index bebee33ca7..0000000000 --- a/src/mainboard/intel/amenia/chromeos.fmd +++ /dev/null @@ -1,52 +0,0 @@ -FLASH 16M { - WP_RO@0x0 0x800000 { - SI_DESC@0x0 0x1000 - IFWI@0x1000 0x1ff000 - RO_SECTION@0x200000 0x600000 { - RO_VPD@0x0 0x4000 - FMAP@0x4000 0x800 - RO_FRID@0x4800 0x40 - RO_FRID_PAD@0x4840 0x7c0 - COREBOOT(CBFS)@0x5000 0x17b000 - GBB@0x180000 0x40000 - RO_UNUSED_1@0x1c0000 0x400000 - # logical boot partition 2. Remove with updated CSE - SIGN_CSE@0x5c0000 0x10000 - RO_UNUSED_2@0x5d0000 0x30000 - } - } - MISC_RW@0x800000 0x1a000 { - RW_MRC_CACHE@0x0 0x10000 - RW_ELOG@0x10000 0x4000 - RW_SHARED@0x14000 0x4000 { - SHARED_DATA@0x0 0x2000 - VBLOCK_DEV@0x2000 0x2000 - } - RW_VPD@0x18000 0x2000 - } - RW_SECTION_A@0x81a000 0x28f800 { - VBLOCK_A@0x0 0x10000 - FW_MAIN_A(CBFS)@0x10000 0x27f7c0 - RW_FWID_A@0x28f7c0 0x40 - } - RW_SECTION_B@0xaa9800 0x28f800 { - VBLOCK_B@0x0 0x10000 - FW_MAIN_B(CBFS)@0x10000 0x27f7c0 - RW_FWID_B@0x28f7c0 0x40 - } - RW_NVRAM@0xd39000 0x6000 - RW_LEGACY(CBFS)@0xd3f000 0x200000 - BIOS_UNUSABLE@0xf3f000 0x40000 - DEVICE_EXTENSION@0xf7f000 0x80000 - # Currently, it is required that the BIOS region be a multiple of 8KiB. - # This is required so that the recovery mechanism can find SIGN_CSE - # region aligned to 4K at the center of BIOS region. Since the - # descriptor at the beginning uses 4K and BIOS starts at an offset of - # 4K, a hole of 4K is created towards the end of the flash to compensate - # for the size requirement of BIOS region. - # FIT tool thus creates descriptor with following regions: - # Descriptor --> 0 to 4K - # BIOS --> 4K to 0xf7f000 - # Device ext --> 0xf7f000 to 0xfff000 - UNUSED_HOLE@0xfff000 0x1000 -} |