aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/adlrvp/romstage_fsp_params.c
diff options
context:
space:
mode:
authorHuayang Duan <huayang.duan@mediatek.com>2020-06-22 19:59:40 +0800
committerHung-Te Lin <hungte@chromium.org>2020-10-29 00:30:34 +0000
commit68e597d81e41bb2d93558e4a4da26f0892f34d86 (patch)
tree8129cb91850ac5c4ca18b7857b927ce887b68b9c /src/mainboard/intel/adlrvp/romstage_fsp_params.c
parent3ff948651a3ff848f761e55f14a3011502f63dbd (diff)
soc/mediatek/mt8192: Do dram full calibration
If no correct params were found in flash, do dram full calibration. Full calibration will load blob, dram.elf. Blob version: v3, size: 320KB. Signed-off-by: Huayang Duan <huayang.duan@mediatek.com> Change-Id: I2d4437a4e4c770de084927018d4dd3f2e8b87fb1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/44570 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/mainboard/intel/adlrvp/romstage_fsp_params.c')
0 files changed, 0 insertions, 0 deletions