summaryrefslogtreecommitdiff
path: root/src/mainboard/hp/dl165_g6_fam10
diff options
context:
space:
mode:
authorKonstantin Aladyshev <aladyshev@nicevt.ru>2013-03-06 22:13:42 +0400
committerMarc Jones <marc.jones@se-eng.com>2013-03-08 07:30:06 +0100
commitc2f2bd0a6d00a7f8df4005f148f67373db6d26d6 (patch)
tree385ec9b00e6ab35bf6ad36d0b1f4bc3618581f6f /src/mainboard/hp/dl165_g6_fam10
parent4c1e906e36252db3361d7df4c3764b352f53e2f3 (diff)
AGESA: Fix CR0_PE bit define
AGESA code has wrong definition of CR0_PE bit (1 instead of 0). PE [Protected Mode Enable] is 0 bit in CR0 register (If PE=1, system is in protected mode, else system is in real mode) Bit 1 is MP [Monitor co-processor] (Controls interaction of WAIT/FWAIT instructions with TS flag in CR0) System uses CR0_PE define, but I didn't expect any consequences because of this bug. Change-Id: I54d9a8c0ee3af0a2e0267777036f227a9e05f3e1 Signed-off-by: Konstantin Aladyshev <aladyshev@nicevt.ru> Reviewed-on: http://review.coreboot.org/2591 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/mainboard/hp/dl165_g6_fam10')
0 files changed, 0 insertions, 0 deletions