aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/hp/dl145_g1/Kconfig
diff options
context:
space:
mode:
authorOskar Enoksson <oskeno@foi.se>2010-08-20 20:37:27 +0000
committerMyles Watson <mylesgw@gmail.com>2010-08-20 20:37:27 +0000
commit37106a762a2158003c6267873fd6ebc1ec5d685e (patch)
tree07e0b3dfb9439337cca471376a86e87068f195c7 /src/mainboard/hp/dl145_g1/Kconfig
parentca1a76247920ae3953db12ec290cf702053e970a (diff)
Add support for the HP DL145 G1, based on the Tyan s2881.
Signed-off-by: Oskar Enoksson <oskeno@foi.se> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5723 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/mainboard/hp/dl145_g1/Kconfig')
-rw-r--r--src/mainboard/hp/dl145_g1/Kconfig81
1 files changed, 81 insertions, 0 deletions
diff --git a/src/mainboard/hp/dl145_g1/Kconfig b/src/mainboard/hp/dl145_g1/Kconfig
new file mode 100644
index 0000000000..a6e8de9b84
--- /dev/null
+++ b/src/mainboard/hp/dl145_g1/Kconfig
@@ -0,0 +1,81 @@
+config BOARD_HP_DL145_G1
+ bool "ProLiant DL145 G1"
+ select ARCH_X86
+ select CPU_AMD_SOCKET_940
+ select NORTHBRIDGE_AMD_AMDK8
+ select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX
+ select SOUTHBRIDGE_AMD_AMD8131
+ select SOUTHBRIDGE_AMD_AMD8111
+ select SUPERIO_WINBOND_W83627HF
+ select HAVE_BUS_CONFIG
+ select HAVE_HARD_RESET
+ select HAVE_OPTION_TABLE
+ select HAVE_PIRQ_TABLE
+ select HAVE_MP_TABLE
+ select BOARD_ROMSIZE_KB_512
+# select SB_HT_CHAIN_UNITID_OFFSET_ONLY
+
+config MAINBOARD_DIR
+ string
+ default hp/dl145_g1
+ depends on BOARD_HP_DL145_G1
+
+config APIC_ID_OFFSET
+ hex
+ default 0x0
+ depends on BOARD_HP_DL145_G1
+
+config SB_HT_CHAIN_ON_BUS0
+ int
+ default 2
+ depends on BOARD_HP_DL145_G1
+
+config MAINBOARD_PART_NUMBER
+ string
+ default "ProLiant DL145 G1"
+ depends on BOARD_HP_DL145_G1
+
+config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
+ hex
+ default 0x1022
+ depends on BOARD_HP_DL145_G1
+
+config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
+ hex
+ default 0x7460
+ depends on BOARD_HP_DL145_G1
+
+config HW_MEM_HOLE_SIZEK
+ hex
+ default 0x100000
+ depends on BOARD_HP_DL145_G1
+
+config MAX_CPUS
+ int
+ default 4
+ depends on BOARD_HP_DL145_G1
+
+config MAX_PHYSICAL_CPUS
+ int
+ default 2
+ depends on BOARD_HP_DL145_G1
+
+config HW_MEM_HOLE_SIZE_AUTO_INC
+ bool
+ default n
+ depends on BOARD_HP_DL145_G1
+
+config HT_CHAIN_UNITID_BASE
+ hex
+ default 0x1
+ depends on BOARD_HP_DL145_G1
+
+config HT_CHAIN_END_UNITID_BASE
+ hex
+ default 0x6
+ depends on BOARD_HP_DL145_G1
+
+config IRQ_SLOT_COUNT
+ int
+ default 9
+ depends on BOARD_HP_DL145_G1