summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2021-11-15 20:12:02 +0100
committerArthur Heymans <arthur@aheymans.xyz>2022-12-01 10:27:31 +0000
commitcdb26fd011285124a6ed5e6be6dddc806ca5b3a8 (patch)
treeffab336e5873ae9c0b5fd62e0feacbbab062b778 /src/mainboard/google
parentd52bfbb6aa822b8d5137bedef638a5214a07e4da (diff)
cpu/intel/model_206ax: Remove fake lapic device
Instead of using a fake lapic device hook up the cpu cluster to chip cpu/intel/model_206ax. The lapic device is also not needed as the mp init will allocate it for the BSP at runtime. Change-Id: Id3b1c4ca027e2905535e137691c3e3e60417dbf3 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59316 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/stout/devicetree.cb10
1 files changed, 3 insertions, 7 deletions
diff --git a/src/mainboard/google/stout/devicetree.cb b/src/mainboard/google/stout/devicetree.cb
index 77f58c2cad..87d0ed94c8 100644
--- a/src/mainboard/google/stout/devicetree.cb
+++ b/src/mainboard/google/stout/devicetree.cb
@@ -19,14 +19,10 @@ chip northbridge/intel/sandybridge
register "max_mem_clock_mhz" = "666"
- device cpu_cluster 0 on
- chip cpu/intel/model_206ax
- # Magic APIC ID to locate this chip
- device lapic 0 on end
- device lapic 0xacac off end
+ chip cpu/intel/model_206ax
+ device cpu_cluster 0 on end
- register "tcc_offset" = "5" # TCC of 95C
- end
+ register "tcc_offset" = "5" # TCC of 95C
end
device domain 0 on