summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
authorRobert Chen <robert.chen@quanta.corp-partner.google.com>2023-02-23 04:07:51 -0500
committerFelix Held <felix-coreboot@felixheld.de>2023-02-24 16:34:41 +0000
commitc44f0b3feae03b47b61ec71e92a122dbc9c449a4 (patch)
tree5ab1348a1ee70ebee1e593948c0c91f094dc9d2a /src/mainboard/google
parent3053a021b62af324f11553fc9c50ed2d2b7eb7dc (diff)
Revert "mb/google/brya/var/gladios: Update gpio table"
This reverts commit 3eb17b91daac0b3acaffb01568d724d23c6f0eea. Reason for revert: PLTRST only keeps 18xms and it's too short for eMMC disk fully reset. Change-Id: If4277cb600bfe4e071959dacaf204fe7d3518f68 Signed-off-by: Robert Chen <robert.chen@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/73202 Reviewed-by: Kevin Chiu <kevin.chiu.17802@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/brya/variants/gladios/gpio.c6
1 files changed, 5 insertions, 1 deletions
diff --git a/src/mainboard/google/brya/variants/gladios/gpio.c b/src/mainboard/google/brya/variants/gladios/gpio.c
index 443d59c607..1dfef5ceb0 100644
--- a/src/mainboard/google/brya/variants/gladios/gpio.c
+++ b/src/mainboard/google/brya/variants/gladios/gpio.c
@@ -25,7 +25,7 @@ static const struct pad_config override_gpio_table[] = {
/* B2 : VRALERT# ==> M2_SSD_PLA_L */
PAD_NC(GPP_B2, NONE),
/* B3 : PROC_GP2 ==> EMMC_PERST_L */
- PAD_CFG_GPO_LOCK(GPP_B3, 1, LOCK_CONFIG),
+ PAD_CFG_GPO(GPP_B3, 1, DEEP),
/* B7 : ISH_12C1_SDA ==> PCH_I2C_MISCB_SDA */
PAD_CFG_NF_LOCK(GPP_B7, NONE, NF2, LOCK_CONFIG),
/* B8 : ISH_I2C1_SCL ==> PCH_I2C_MISCB_SCL */
@@ -91,6 +91,8 @@ static const struct pad_config early_gpio_table[] = {
PAD_CFG_GPI_APIC(GPP_A13, NONE, PLTRST, LEVEL, INVERT),
/* A21 : DDPC_CTRCLK ==> EN_PP3300_EMMC */
PAD_CFG_GPO(GPP_A21, 1, DEEP),
+ /* B3 : PROC_GP2 ==> EMMC_PERST_L */
+ PAD_CFG_GPO(GPP_B3, 0, DEEP),
/* B4 : PROC_GP3 ==> SSD_PERST_L */
PAD_CFG_GPO(GPP_B4, 0, DEEP),
/* E15 : RSVD_TP ==> PCH_WP_OD */
@@ -134,6 +136,8 @@ static const struct pad_config early_gpio_table[] = {
};
static const struct pad_config romstage_gpio_table[] = {
+ /* B3 : PROC_GP2 ==> EMMC_PERST_L */
+ PAD_CFG_GPO(GPP_B3, 1, DEEP),
/* B4 : PROC_GP3 ==> SSD_PERST_L */
PAD_CFG_GPO(GPP_B4, 1, DEEP),
};