summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
authorShaunak Saha <shaunak.saha@intel.com>2020-09-02 15:47:31 -0700
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-10-23 20:26:33 +0000
commit84275161a9c7c417c57b5403214d496e17fd66a4 (patch)
tree23c37e82eee5747b0f42382a00c63cc96f146015 /src/mainboard/google
parent0d0f43f9d36f3a942322486b486b98f7ae5cd70d (diff)
mb/google/volteer: Add settings for noise mitgation
Enable acoustic noise mitgation for volteer platforms. BUG=b:153015585 BRANCH=none TEST= Measure the change in noise level by changing the values in devicetree. Signed-off-by: Shaunak Saha <shaunak.saha@intel.com> Change-Id: I69a6453091bf607d3c5847c99bc077e6b7dbc639 Reviewed-on: https://review.coreboot.org/c/coreboot/+/45053 Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/volteer/variants/delbin/overridetree.cb11
-rw-r--r--src/mainboard/google/volteer/variants/volteer/overridetree.cb11
-rw-r--r--src/mainboard/google/volteer/variants/volteer2/overridetree.cb11
3 files changed, 33 insertions, 0 deletions
diff --git a/src/mainboard/google/volteer/variants/delbin/overridetree.cb b/src/mainboard/google/volteer/variants/delbin/overridetree.cb
index 21b1f0761e..5ecfccfba0 100644
--- a/src/mainboard/google/volteer/variants/delbin/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/delbin/overridetree.cb
@@ -2,6 +2,17 @@ chip soc/intel/tigerlake
register "DdiPort1Hpd" = "0"
register "DdiPort2Hpd" = "0"
+ # Acoustic settings
+ register "AcousticNoiseMitigation" = "1"
+ register "SlowSlewRate[VR_DOMAIN_IA]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_GT]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_SA]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_VLCC]" = "SLEW_FAST_8"
+ register "FastPkgCRampDisable[VR_DOMAIN_IA]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_GT]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_SA]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_VLCC]" = "1"
+
device domain 0 on
device ref i2c0 on
chip drivers/i2c/generic
diff --git a/src/mainboard/google/volteer/variants/volteer/overridetree.cb b/src/mainboard/google/volteer/variants/volteer/overridetree.cb
index 2c120d59c7..c5b4c72927 100644
--- a/src/mainboard/google/volteer/variants/volteer/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/volteer/overridetree.cb
@@ -49,6 +49,17 @@ chip soc/intel/tigerlake
register "HybridStorageMode" = "1"
+ # Acoustic settings
+ register "AcousticNoiseMitigation" = "1"
+ register "SlowSlewRate[VR_DOMAIN_IA]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_GT]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_SA]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_VLCC]" = "SLEW_FAST_8"
+ register "FastPkgCRampDisable[VR_DOMAIN_IA]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_GT]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_SA]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_VLCC]" = "1"
+
device domain 0 on
device ref ipu on end
device ref i2c0 on
diff --git a/src/mainboard/google/volteer/variants/volteer2/overridetree.cb b/src/mainboard/google/volteer/variants/volteer2/overridetree.cb
index d49a52a89b..2db1f087ef 100644
--- a/src/mainboard/google/volteer/variants/volteer2/overridetree.cb
+++ b/src/mainboard/google/volteer/variants/volteer2/overridetree.cb
@@ -7,6 +7,17 @@ chip soc/intel/tigerlake
register "HybridStorageMode" = "1"
+ # Acoustic settings
+ register "AcousticNoiseMitigation" = "1"
+ register "SlowSlewRate[VR_DOMAIN_IA]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_GT]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_SA]" = "SLEW_FAST_8"
+ register "SlowSlewRate[VR_DOMAIN_VLCC]" = "SLEW_FAST_8"
+ register "FastPkgCRampDisable[VR_DOMAIN_IA]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_GT]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_SA]" = "1"
+ register "FastPkgCRampDisable[VR_DOMAIN_VLCC]" = "1"
+
device domain 0 on
device ref dptf on
chip drivers/intel/dptf