diff options
| author | Frank Wu <frank_wu@compal.corp-partner.google.com> | 2020-08-25 12:43:07 +0800 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-08-31 06:27:45 +0000 |
| commit | 285cbb38f789a8502376d18be1001e7d01824491 (patch) | |
| tree | 143905a927ce8a3901c913d7df332d99c7515bb9 /src/mainboard/google | |
| parent | 1bea841b2f5ba8e700039bb3f048dc0e0ba5e52f (diff) | |
mb/google/volteer/var/halvor: Update TBT2 setting for Halvor
Enable TBT2 setting in overridetree.cb based on schematic.
BUG=b:165175296, b:166060548
BRANCH=none
TEST=Check all USB ports USB2 and USB3 both functional
Signed-off-by: Frank Wu <frank_wu@compal.corp-partner.google.com>
Change-Id: I23ecf76a3c2f631211b0ae2898707c68862b374b
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44747
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org>
Diffstat (limited to 'src/mainboard/google')
| -rw-r--r-- | src/mainboard/google/volteer/variants/halvor/overridetree.cb | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/google/volteer/variants/halvor/overridetree.cb b/src/mainboard/google/volteer/variants/halvor/overridetree.cb index 2db3b96213..2ef2e42634 100644 --- a/src/mainboard/google/volteer/variants/halvor/overridetree.cb +++ b/src/mainboard/google/volteer/variants/halvor/overridetree.cb @@ -19,6 +19,7 @@ chip soc/intel/tigerlake device domain 0 on device pci 07.2 on end # TBT_PCIe2 + device pci 0d.3 on end # TBT DMA1 0x9A1D device pci 15.0 on chip drivers/i2c/generic register "hid" = ""10EC5682"" |