summaryrefslogtreecommitdiff
path: root/src/mainboard/google/veyron_brain/sdram_inf
diff options
context:
space:
mode:
authorjinkun.hong <jinkun.hong@rock-chips.com>2015-03-17 15:49:17 +0800
committerPatrick Georgi <pgeorgi@google.com>2015-04-22 08:42:03 +0200
commit15b4580cc6261a94279f4623d7d212443e4feac9 (patch)
treedeea65830923a3c2f108e528acb8f63244c05c3e /src/mainboard/google/veyron_brain/sdram_inf
parent808a429881b8615e6c1270f2a5a04db300c3a508 (diff)
google/veyron_*: update sdram-ddr3-samsung-4GB.inc
The old parameters are wrong. K4B8G1646Q: rank = 2, row = 15 is right. BUG=None TEST=Boot from veyron BRANCH=None Change-Id: I41848c158f3ea028035cc8c0d969a4a449390a54 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 601ba06c636ff0f0779e6ef9357b53060a1ec19b Original-Change-Id: I5bc6798890b3ba0f5134d048ae6bbf2bfd696676 Original-Signed-off-by: jinkun.hong <jinkun.hong@rock-chips.com> Original-Reviewed-on: https://chromium-review.googlesource.com/260483 Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Original-Tested-by: Paul Ma <magf@bitland.com.cn> Reviewed-on: http://review.coreboot.org/9866 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/mainboard/google/veyron_brain/sdram_inf')
-rw-r--r--src/mainboard/google/veyron_brain/sdram_inf/sdram-ddr3-samsung-4GB.inc14
1 files changed, 7 insertions, 7 deletions
diff --git a/src/mainboard/google/veyron_brain/sdram_inf/sdram-ddr3-samsung-4GB.inc b/src/mainboard/google/veyron_brain/sdram_inf/sdram-ddr3-samsung-4GB.inc
index bd6201c456..a32f1a6129 100644
--- a/src/mainboard/google/veyron_brain/sdram_inf/sdram-ddr3-samsung-4GB.inc
+++ b/src/mainboard/google/veyron_brain/sdram_inf/sdram-ddr3-samsung-4GB.inc
@@ -2,24 +2,24 @@
/* 4 Samsung K4B8G1646Q chips */
{
{
- .rank = 0x1,
+ .rank = 0x2,
.col = 0xA,
.bk = 0x3,
.bw = 0x2,
.dbw = 0x1,
.row_3_4 = 0x0,
- .cs0_row = 0x10,
- .cs1_row = 0x10
+ .cs0_row = 0xF,
+ .cs1_row = 0xF
},
{
- .rank = 0x1,
+ .rank = 0x2,
.col = 0xA,
.bk = 0x3,
.bw = 0x2,
.dbw = 0x1,
.row_3_4 = 0x0,
- .cs0_row = 0x10,
- .cs1_row = 0x10
+ .cs0_row = 0xF,
+ .cs1_row = 0xF
}
},
{
@@ -69,7 +69,7 @@
},
.noc_timing = 0x30B25564,
.noc_activate = 0x627,
- .ddrconfig = 4,
+ .ddrconfig = 3,
.ddr_freq = 666*MHz,
.dramtype = DDR3,
.num_channels = 2,