diff options
| author | Timothy Pearson <tpearson@raptorengineeringinc.com> | 2016-01-01 23:30:42 -0600 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-01-04 16:59:21 +0100 |
| commit | 77133afe3142096cc7ea7755bfc727f59f2282f9 (patch) | |
| tree | 96e98dd900ff88193700a80338fbb02f58fe1011 /src/mainboard/google/urara/Makefile.inc | |
| parent | ada36d4cff54c419479a7865278108d2ae44bc6e (diff) | |
sb/amd/sr5650: Correctly locate CPU MMCONFIG resource
The code committed in GIT hash
* 1eaaa0 southbridge/amd/sr5650:Add MCFG ACPI table support
did not correctly locate the CPU MMCONFIG resource, leading to failures
with operating systems and firmware (e.g. SeaBIOS) when the PCI
extended configuration space option was activated.
Due to the southbridge routing not being set up, MMCONFIG accesses were
targetting DRAM and therefore the PCI devices were not being configured.
The failure normally manifests as a system hang immediately after PCI
configuration starts.
Search for the CPU MMCONFIG resource on all domains below the root
device.
Change-Id: I0df2f825fef2de46563db87af78d0609ab3d8c5a
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: https://review.coreboot.org/12821
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/mainboard/google/urara/Makefile.inc')
0 files changed, 0 insertions, 0 deletions