summaryrefslogtreecommitdiff
path: root/src/mainboard/google/sarien
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2019-11-17 00:58:15 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-11-18 11:49:41 +0000
commit89b8c238306e18792433717053649b61b91f57e6 (patch)
tree4f2ad84c38ae5e69e9b1f4d0fb69740e7673e06e /src/mainboard/google/sarien
parentce20697513b1a6455c743aef43d40f91b0085af9 (diff)
mb/{gigabyte,lenovo}: Remove spurious setting of ETR3 bit 16
This bit is used to indicate xHCI routing across reboots. If anything, coreboot should act on it, not set it during boot. ASL code would be supposed to set it. Change-Id: Id14647ac4e591cfa042ca8aad6dfc6ccda35c74a Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36889 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/mainboard/google/sarien')
0 files changed, 0 insertions, 0 deletions