summaryrefslogtreecommitdiff
path: root/src/mainboard/google/rex/variants/rex0
diff options
context:
space:
mode:
authorKapil Porwal <kapilporwal@google.com>2023-01-16 16:41:49 +0000
committerSubrata Banik <subratabanik@google.com>2023-01-19 09:48:44 +0000
commite988cc20b654560211db8958d4e57ea807a249c4 (patch)
treea74e0661b02384075887b9fb5fdf86dc5d3312c1 /src/mainboard/google/rex/variants/rex0
parentb10a4bf002a6cc6154d2eaeabcca1068aeea039f (diff)
intel/meteorlake: remove skip_mbp_hob SOC chip config
Introduce at new config option CONFIG_FSP_PUBLISH_MBP_HOB to control the creation of ME_BIOS_PAYLOAD_HOB (MBP HOB) by FSP. This new option is hooked with `SkipMbpHob` UPD and is always disabled for ChromeOS platforms. This made skip_mbp_hob SOC chip config variable redundant which is also removed as part of this change. BUG=none TEST=Build and boot to Google/Rex. Signed-off-by: Kapil Porwal <kapilporwal@google.com> Change-Id: Iaba1ea29a92a63d2b287e1ccdea1a81ec07b9971 Reviewed-on: https://review.coreboot.org/c/coreboot/+/71997 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/rex/variants/rex0')
-rw-r--r--src/mainboard/google/rex/variants/rex0/overridetree.cb2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/google/rex/variants/rex0/overridetree.cb b/src/mainboard/google/rex/variants/rex0/overridetree.cb
index 41da81926a..f3952a2f91 100644
--- a/src/mainboard/google/rex/variants/rex0/overridetree.cb
+++ b/src/mainboard/google/rex/variants/rex0/overridetree.cb
@@ -70,8 +70,6 @@ chip soc/intel/meteorlake
[PchSerialIoIndexI2C5] = PchSerialIoPci,
}"
- register "skip_mbp_hob" = "1"
-
# Intel Common SoC Config
#+-------------------+---------------------------+
#| Field | Value |