summaryrefslogtreecommitdiff
path: root/src/mainboard/google/rex/variants/baseboard
diff options
context:
space:
mode:
authorEric Lai <eric_lai@quanta.corp-partner.google.com>2022-05-24 09:25:57 +0800
committerSubrata Banik <subratabanik@google.com>2022-07-01 07:23:58 +0000
commit366fba27a8416c7303510540d926d11afb9c1459 (patch)
treed031fe93dde78a63c565974f29c241c58e185ac7 /src/mainboard/google/rex/variants/baseboard
parent7c304f8d3433b88969cd9ccd7fa6149e5030f8e7 (diff)
mb/google/rex: Enable building for Chrome OS
Enable building for Chrome OS and add associated ACPI configuration. BUG=b:224325352 TEST=util/abuild/abuild -p none -t google/rex -a -c max Signed-off-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Change-Id: I75cb2d30d699166a056ed9d3c0779816b733b0d2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64621 Reviewed-by: Tarun Tuli <taruntuli@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/rex/variants/baseboard')
-rw-r--r--src/mainboard/google/rex/variants/baseboard/include/baseboard/variants.h1
-rw-r--r--src/mainboard/google/rex/variants/baseboard/rex/gpio.c5
-rw-r--r--src/mainboard/google/rex/variants/baseboard/rex/include/baseboard/gpio.h5
3 files changed, 11 insertions, 0 deletions
diff --git a/src/mainboard/google/rex/variants/baseboard/include/baseboard/variants.h b/src/mainboard/google/rex/variants/baseboard/include/baseboard/variants.h
index a2fc805287..c2dbe5401d 100644
--- a/src/mainboard/google/rex/variants/baseboard/include/baseboard/variants.h
+++ b/src/mainboard/google/rex/variants/baseboard/include/baseboard/variants.h
@@ -5,6 +5,7 @@
#include <soc/gpio.h>
#include <stdint.h>
+#include <vendorcode/google/chromeos/chromeos.h>
/* The next set of functions return the gpio table and fill in the number of entries for
* each table.
diff --git a/src/mainboard/google/rex/variants/baseboard/rex/gpio.c b/src/mainboard/google/rex/variants/baseboard/rex/gpio.c
index d9c31666ae..8efb7abc7b 100644
--- a/src/mainboard/google/rex/variants/baseboard/rex/gpio.c
+++ b/src/mainboard/google/rex/variants/baseboard/rex/gpio.c
@@ -32,3 +32,8 @@ const struct pad_config *__weak variant_romstage_gpio_table(size_t *num)
*num = 0;
return NULL;
}
+
+static const struct cros_gpio cros_gpios[] = {
+};
+
+DECLARE_WEAK_CROS_GPIOS(cros_gpios);
diff --git a/src/mainboard/google/rex/variants/baseboard/rex/include/baseboard/gpio.h b/src/mainboard/google/rex/variants/baseboard/rex/include/baseboard/gpio.h
index 0011ebb6ed..ce389fe7d7 100644
--- a/src/mainboard/google/rex/variants/baseboard/rex/include/baseboard/gpio.h
+++ b/src/mainboard/google/rex/variants/baseboard/rex/include/baseboard/gpio.h
@@ -6,6 +6,11 @@
#include <soc/gpe.h>
#include <soc/gpio.h>
+/* Fixme: Update proper GPIO number based on schematics */
+/* WP signal to PCH */
+#define GPIO_PCH_WP 0
+/* EC in RW or RO */
+#define GPIO_EC_IN_RW 0
/* GPIO IRQ for tight timestamps / wake support */
#define EC_SYNC_IRQ 0
/* eSPI virtual wire reporting */