summaryrefslogtreecommitdiff
path: root/src/mainboard/google/octopus/variants/phaser/gpio.c
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2018-09-05 13:59:00 -0700
committerFurquan Shaikh <furquan@google.com>2018-09-06 22:45:23 +0000
commit2d602098f9def150d1111f334a668391c25da5cf (patch)
tree6264ffee7518f5353bdb21414c28083372c08c56 /src/mainboard/google/octopus/variants/phaser/gpio.c
parent401f8c59bd955d9b435ebab06fa1a3d0dd138765 (diff)
mb/google/octopus: Configure H1 interrupt pad using Rx level config
This change configures GPIO_63 (which is used for H1 interrupts) as Rx Level. This ensures that the signal gets passed on to the next logic state as is and the APIC entry can be configured to trigger interrupt on level or edge as per the kernel driver expectation. TEST=Verified that no H1 interrupt timeouts are seen with 100 iterations of warm and 100 iterations of cold reboot. Change-Id: I7aac30300a4251d9b40276dcca7ebc6a6d814c40 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/28507 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/mainboard/google/octopus/variants/phaser/gpio.c')
-rw-r--r--src/mainboard/google/octopus/variants/phaser/gpio.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/google/octopus/variants/phaser/gpio.c b/src/mainboard/google/octopus/variants/phaser/gpio.c
index fd8777b09d..1c39e6592e 100644
--- a/src/mainboard/google/octopus/variants/phaser/gpio.c
+++ b/src/mainboard/google/octopus/variants/phaser/gpio.c
@@ -72,7 +72,7 @@ static const struct pad_config early_gpio_table[] = {
/* PCH_WP_OD */
PAD_CFG_GPI(GPIO_190, NONE, DEEP),
/* H1_PCH_INT_ODL */
- PAD_CFG_GPI_APIC_IOS(GPIO_63, NONE, DEEP, EDGE_SINGLE, INVERT, TxDRxE,
+ PAD_CFG_GPI_APIC_IOS(GPIO_63, NONE, DEEP, LEVEL, INVERT, TxDRxE,
DISPUPD),
/* H1_SLAVE_SPI_CLK_R */
PAD_CFG_NF(GPIO_79, NONE, DEEP, NF1),