summaryrefslogtreecommitdiff
path: root/src/mainboard/google/octopus/variants/fleex/overridetree.cb
diff options
context:
space:
mode:
authorEric Lai <ericr_lai@compal.corp-partner.google.com>2021-04-15 11:43:02 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2021-04-23 14:56:55 +0000
commit598f2babdcff16698b5928126f7cd8203120a8ea (patch)
tree5814bc44b7458d28ebc755880e8bc337a3024195 /src/mainboard/google/octopus/variants/fleex/overridetree.cb
parent411364564ac2493fd842ad3f877e5ac0e8c3fed1 (diff)
mb/google/octopus/var/fleex: Add ssfc codec cs42l42 support
Add cs42l42 codec support in fleex. BUG=b:184103445 TEST=boot to check cs42l42 is functional. Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com> Change-Id: I1571003f8b272a573e6ab9fb525f17659bae8c4c Reviewed-on: https://review.coreboot.org/c/coreboot/+/52363 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/mainboard/google/octopus/variants/fleex/overridetree.cb')
-rw-r--r--src/mainboard/google/octopus/variants/fleex/overridetree.cb15
1 files changed, 15 insertions, 0 deletions
diff --git a/src/mainboard/google/octopus/variants/fleex/overridetree.cb b/src/mainboard/google/octopus/variants/fleex/overridetree.cb
index 1368834ba1..f0343cd69b 100644
--- a/src/mainboard/google/octopus/variants/fleex/overridetree.cb
+++ b/src/mainboard/google/octopus/variants/fleex/overridetree.cb
@@ -135,6 +135,21 @@ chip soc/intel/apollolake
register "property_list[0].integer" = "1"
device i2c 1a on end
end
+ chip drivers/i2c/cs42l42
+ register "irq" = "ACPI_IRQ_LEVEL_LOW(GPIO_137_IRQ)"
+ register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPIO_144)"
+ register "ts_inv" = "true"
+ register "ts_dbnc_rise" = "RISE_DEB_1000_MS"
+ register "ts_dbnc_fall" = "FALL_DEB_0_MS"
+ register "btn_det_init_dbnce" = "100"
+ register "btn_det_event_dbnce" = "10"
+ register "bias_lvls[0]" = "15"
+ register "bias_lvls[1]" = "8"
+ register "bias_lvls[2]" = "4"
+ register "bias_lvls[3]" = "1"
+ register "hs_bias_ramp_rate" = "HSBIAS_RAMP_SLOW"
+ device i2c 48 on end
+ end
end # - I2C 5
device pci 17.2 on
chip drivers/i2c/generic