summaryrefslogtreecommitdiff
path: root/src/mainboard/google/kahlee/variants/careena
diff options
context:
space:
mode:
authorGaggery Tsai <gaggery.tsai@intel.com>2019-11-04 20:49:10 -0800
committerPatrick Georgi <pgeorgi@google.com>2019-12-02 12:04:38 +0000
commitfdcc9ab317af2ae9cd69cb2490d3a4444180429a (patch)
treee8ffba4d330aa12dd1dab94408e15bc871fcc76b /src/mainboard/google/kahlee/variants/careena
parentc9b13594eb8d425e54a126b5c10e3f6fbc41528b (diff)
src/soc/intel: Add Cometlake-S and CMP-H skus
This patch adds some sku support for CML-S CPU and CMP-H chips. According to doc #605546: CML-S (6+2) G0: A0650h CML-S (6+2) G1: A0653h CML-S (10+2, 8+2) P0: A0651h CML-S (6+2, 10+2) Q0/P1: A0654h CMP-H HM470: 068Dh CMP-H WM490: 068Eh CMP-H QM480: 068Ch CMP-H H470: 0684h CMP-H Z490: 0685h CMP-H Q470: 0687h TEST=Boot with CML-S (6+2) G1 + CMP-H WM490 and IDs are recognized Change-Id: I6bda09070ec330033eff95329448ace57e87144f Signed-off-by: Gaggery Tsai <gaggery.tsai@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36684 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/google/kahlee/variants/careena')
0 files changed, 0 insertions, 0 deletions