summaryrefslogtreecommitdiff
path: root/src/mainboard/google/hatch/mainboard.c
diff options
context:
space:
mode:
authorTim Wawrzynczak <twawrzynczak@chromium.org>2020-03-19 13:56:21 -0600
committerPatrick Georgi <pgeorgi@google.com>2020-03-30 08:43:46 +0000
commit654d9d6b36765408d507a22d49e142b331492891 (patch)
tree1fc319a122f8e2e0244fbb8caf03a8da129ba565 /src/mainboard/google/hatch/mainboard.c
parentd8bff383c2c1ed40a03d664db25020197b67017c (diff)
mb/google/deltaur: Provide initial devicetree
This initial devicetree attempts to correctly configure the status of each PCI device. Not all required drivers are instantiated, nor are all of the SoC options fully selected yet. PCIe root ports are enabled and clocks are assigned. USB ports are assigned. BUG=b:150165131 BRANCH=none TEST=util/abuild/abuild -p none -t google/deltaur -x -a Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Change-Id: I911ec08b0db3647d131113a138fb74a55612fd62 Reviewed-on: https://review.coreboot.org/c/coreboot/+/39678 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/hatch/mainboard.c')
0 files changed, 0 insertions, 0 deletions