aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/guybrush/variants/dewatt/gpio.c
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@amd.corp-partner.google.com>2022-11-03 15:47:34 -0500
committerEric Lai <eric_lai@quanta.corp-partner.google.com>2022-11-05 12:14:19 +0000
commit6b8c06dc396da6b162e017af700b48d8ee9d7416 (patch)
treed6f9726a480ae84404d3fcb275196896ecb31ef0 /src/mainboard/google/guybrush/variants/dewatt/gpio.c
parent624aa04ed617d3326aad4f005efc60da33da9693 (diff)
mb/google/guybrush: Rename pcie_gpio_table to romstage_gpio_table
Rename so table more indicative of when GPIOs are set, and so it can be used for more than just setting PCIe GPIOs. Will be used to set touchscreen GPIOs as part of power sequencing in a subsequent commit. Rename all variant tables and getter functions to match. This mirrors the changes made for skyrim in CB:67810 Change-Id: I72e7febfb532262be7e4c14bf136e0d69c91301e Signed-off-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69177 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/mainboard/google/guybrush/variants/dewatt/gpio.c')
-rw-r--r--src/mainboard/google/guybrush/variants/dewatt/gpio.c8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/mainboard/google/guybrush/variants/dewatt/gpio.c b/src/mainboard/google/guybrush/variants/dewatt/gpio.c
index 10486351a9..571cbb4632 100644
--- a/src/mainboard/google/guybrush/variants/dewatt/gpio.c
+++ b/src/mainboard/google/guybrush/variants/dewatt/gpio.c
@@ -53,7 +53,7 @@ static const struct soc_amd_gpio override_early_gpio_table[] = {
};
/* This table is used by guybrush variant */
-static const struct soc_amd_gpio override_pcie_gpio_table[] = {
+static const struct soc_amd_gpio override_romstage_gpio_table[] = {
/* Unused TP195*/
PAD_NC(GPIO_18),
/* Unused TP217*/
@@ -78,10 +78,10 @@ const struct soc_amd_gpio *variant_early_override_gpio_table(size_t *size)
return override_early_gpio_table;
}
-const struct soc_amd_gpio *variant_pcie_override_gpio_table(size_t *size)
+const struct soc_amd_gpio *variant_romstage_override_gpio_table(size_t *size)
{
- *size = ARRAY_SIZE(override_pcie_gpio_table);
- return override_pcie_gpio_table;
+ *size = ARRAY_SIZE(override_romstage_gpio_table);
+ return override_romstage_gpio_table;
}
const struct soc_amd_gpio *variant_bootblock_override_gpio_table(size_t *size)