summaryrefslogtreecommitdiff
path: root/src/mainboard/google/glados/variants/lars/include
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2023-11-28 09:22:39 -0600
committerFelix Held <felix-coreboot@felixheld.de>2023-11-30 15:05:42 +0000
commit22ac6f6b2c43317f38938dedd68051a4e0b07c81 (patch)
tree674ddf92222c6ce29a9e4f0a373635a46c62a51d /src/mainboard/google/glados/variants/lars/include
parent0733ee6514045eebd0d7eed678e7bbe713591f8a (diff)
mb/google/galdos/var/lars: Implement touchscreen power sequencing
Since lars has two touchscreen options, we need to determine which (if any) are present on a given device at runtime so that there are not multiple ACPI touchscreen devices (as it makes Windows unhappy). Implement power sequencing and runtime detection for both touchscreen options. TEST=build/boot Win11/Linux on google/lars, verify touchscreen detected and functional under both OSes. Change-Id: I49ccb29ec4589315a4abe3c0ea8fa76f97080bcd Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79311 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <ericllai@google.com>
Diffstat (limited to 'src/mainboard/google/glados/variants/lars/include')
-rw-r--r--src/mainboard/google/glados/variants/lars/include/variant/gpio.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/mainboard/google/glados/variants/lars/include/variant/gpio.h b/src/mainboard/google/glados/variants/lars/include/variant/gpio.h
index 5ff059bb4e..611ee240ad 100644
--- a/src/mainboard/google/glados/variants/lars/include/variant/gpio.h
+++ b/src/mainboard/google/glados/variants/lars/include/variant/gpio.h
@@ -216,6 +216,10 @@ static const struct pad_config early_gpio_table[] = {
/* GD_UART2_RXD */ PAD_CFG_NF(GPP_C20, NONE, DEEP, NF1),
/* GD_UART2_TXD */ PAD_CFG_NF(GPP_C21, NONE, DEEP, NF1),
/* EC_IN_RW */ PAD_CFG_GPI_GPIO_DRIVER(GPP_C6, NONE, DEEP),
+
+/* touchscreen enable, hold in reset */
+/* TCH_PNL_PWREN */ PAD_CFG_GPO(GPP_C22, 1, DEEP),
+/* TCH_PNL_RST */ PAD_CFG_GPO(GPP_E23, 0, DEEP),
};
#endif