summaryrefslogtreecommitdiff
path: root/src/mainboard/google/gale
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-10-27 07:13:55 +0100
committerNico Huber <nico.h@gmx.de>2019-11-14 20:58:43 +0000
commitd3c58fdc6436b2c4455b07fe764fcae471a65433 (patch)
treeba640e7839435bea341bf796a2e63921594a72de /src/mainboard/google/gale
parent211792feaba4a5cc26b4e3f17e905c3e899eb07f (diff)
soc/qualcomm: Link cbmem.c only in romstage
Change-Id: I008fcca024fecf462c4b550b8dedbf4b06e491b8 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36368 Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/gale')
-rw-r--r--src/mainboard/google/gale/mmu.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/mainboard/google/gale/mmu.c b/src/mainboard/google/gale/mmu.c
index bf46f7a0d9..7ac8b9207a 100644
--- a/src/mainboard/google/gale/mmu.c
+++ b/src/mainboard/google/gale/mmu.c
@@ -38,7 +38,8 @@ void setup_dram_mappings(enum dram_state dram)
/* Map DMA memory */
mmu_config_range(DMA_START, DMA_SIZE, DCACHE_OFF);
/* Mark cbmem backing store as ready. */
- ipq_cbmem_backing_store_ready();
+ if (ENV_ROMSTAGE)
+ ipq_cbmem_backing_store_ready();
} else {
mmu_disable_range(DRAM_START, DRAM_SIZE);
/* Map DMA memory */