summaryrefslogtreecommitdiff
path: root/src/mainboard/google/gale/cdp.c
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2023-05-27 00:00:53 +0200
committerFelix Held <felix-coreboot@felixheld.de>2023-05-31 13:46:26 +0000
commitf167df4d3fbfd74b4bbf35502daf8e533a925eaf (patch)
tree8af723152044f78f8bfe7c8bacf3b99ad81b455d /src/mainboard/google/gale/cdp.c
parent3289a3916b339f7cef7c5ac95940218fb957b43d (diff)
soc/amd/picasso/acpi/sb_pci0_fch: replace Memory32Fixed with DWordMemory
This brings the ACPI code more in line with both what the new code for the AMD SoCs will do and also what the current Intel code does. This was mainly done to have a reduced delta to the new AMD domain resource handling functions to debug it, but it might still be useful to upstream this change. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I8cca05976b1c9d4e994e407b8c0197da7dd35eb2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/75487 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/gale/cdp.c')
0 files changed, 0 insertions, 0 deletions