summaryrefslogtreecommitdiff
path: root/src/mainboard/google/deltaur/variants/baseboard/gpio.c
diff options
context:
space:
mode:
authorShaunak Saha <shaunak.saha@intel.com>2020-03-24 00:24:59 -0700
committerTim Wawrzynczak <twawrzynczak@chromium.org>2020-05-06 15:40:41 +0000
commit56e3df459abafdd9d00fcd0a8ddca7db4730874a (patch)
tree5751617d4fd2db981d697805ab25a196b27290b7 /src/mainboard/google/deltaur/variants/baseboard/gpio.c
parente685107dd61461f91d3fdbf722cf378e121e2551 (diff)
soc/intel/tgl: Synchronize GPIO ASL table with Linux kernel
Kernel pinctrl driver changed for Tiger Lake and went to old scheme. Kernel patch: https://chromium-review.googlesource.com/c/chromiumos/ third_party/kernel/+/2116670 BUG=b:151683980 BRANCH=none TEST=Build and boot tgl board. In /sys/kernel/debug/pinctrl verify INTC34C5:00 listing all the pins. Cq-Depend:chromium:2116670 Change-Id: I9f1d399ff7380125ad5b935f9590a7d9cc442b04 Signed-off-by: Shaunak Saha <shaunak.saha@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39801 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/deltaur/variants/baseboard/gpio.c')
-rw-r--r--src/mainboard/google/deltaur/variants/baseboard/gpio.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/google/deltaur/variants/baseboard/gpio.c b/src/mainboard/google/deltaur/variants/baseboard/gpio.c
index c56fff818b..905a6d22f7 100644
--- a/src/mainboard/google/deltaur/variants/baseboard/gpio.c
+++ b/src/mainboard/google/deltaur/variants/baseboard/gpio.c
@@ -407,8 +407,8 @@ const struct pad_config *__weak variant_base_gpio_table(size_t *num)
}
static const struct cros_gpio cros_gpios[] = {
- CROS_GPIO_REC_AL(GPIO_REC_MODE, CROS_GPIO_NAME),
- CROS_GPIO_WP_AH(GPIO_PCH_WP, CROS_GPIO_NAME),
+ CROS_GPIO_REC_AL(GPIO_REC_MODE, CROS_GPIO_DEVICE_NAME),
+ CROS_GPIO_WP_AH(GPIO_PCH_WP, CROS_GPIO_DEVICE_NAME),
};
const struct cros_gpio *__weak variant_cros_gpios(size_t *num)