summaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede/variants/cappy2/overridetree.cb
diff options
context:
space:
mode:
authorSunway <lisunwei@huaqin.corp-partner.google.com>2021-06-28 14:33:54 +0800
committerPatrick Georgi <pgeorgi@google.com>2021-07-01 09:41:54 +0000
commit917785a3bbd2fe193aa8f7cb7233317f2a65d1c4 (patch)
tree6493baca6e7d4518618f2f3cccba5af15460c77b /src/mainboard/google/dedede/variants/cappy2/overridetree.cb
parent9ce8cb1629c3348524e24d6ae39da7740488af3c (diff)
mb/google/dedede: Create cappy2 variant
Create the cappy2 variant of the waddledee reference board by copying the template files to a new directory named for the variant. (Auto-Generated by create_coreboot_variant.sh version 4.5.0). BUG=b:192035460 BRANCH=None TEST=util/abuild/abuild -p none -t google/dedede -x -a make sure the build includes GOOGLE_CAPPY2 Signed-off-by: Sunway <lisunwei@huaqin.corp-partner.google.com> Change-Id: I772801152b9ca9c2c6afe76a353cb2b62d6210ce Reviewed-on: https://review.coreboot.org/c/coreboot/+/55886 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/mainboard/google/dedede/variants/cappy2/overridetree.cb')
-rw-r--r--src/mainboard/google/dedede/variants/cappy2/overridetree.cb42
1 files changed, 42 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/cappy2/overridetree.cb b/src/mainboard/google/dedede/variants/cappy2/overridetree.cb
new file mode 100644
index 0000000000..404024b1d6
--- /dev/null
+++ b/src/mainboard/google/dedede/variants/cappy2/overridetree.cb
@@ -0,0 +1,42 @@
+chip soc/intel/jasperlake
+
+ # Intel Common SoC Config
+ #+-------------------+---------------------------+
+ #| Field | Value |
+ #+-------------------+---------------------------+
+ #| GSPI0 | cr50 TPM. Early init is |
+ #| | required to set up a BAR |
+ #| | for TPM communication |
+ #| | before memory is up |
+ #| I2C0 | Trackpad |
+ #| I2C1 | Digitizer |
+ #| I2C2 | Touchscreen |
+ #| I2C3 | Camera |
+ #| I2C4 | Audio |
+ #+-------------------+---------------------------+
+ register "common_soc_config" = "{
+ .gspi[0] = {
+ .speed_mhz = 1,
+ .early_init = 1,
+ },
+ .i2c[0] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[1] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[2] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[3] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ .i2c[4] = {
+ .speed = I2C_SPEED_FAST,
+ },
+ }"
+
+ device domain 0 on
+ device pci 15.0 on end
+ end
+end