summaryrefslogtreecommitdiff
path: root/src/mainboard/google/dedede/variants/baseboard/include
diff options
context:
space:
mode:
authorMeera Ravindranath <meera.ravindranath@intel.com>2020-02-26 23:03:47 +0530
committerFurquan Shaikh <furquan@google.com>2020-03-03 07:41:12 +0000
commit872fced41dde0b7d168900a61b916682c5cf7b46 (patch)
tree552296f32328201e5f0c4f09089faab9ca965cb0 /src/mainboard/google/dedede/variants/baseboard/include
parentce622389983f941f5b86907c41c9c843fadccce0 (diff)
mb/google/dedede: Add memory initialization support for dedede
Update memory parameters based on memory type supported by dedede 1. Update dq/dqs mappings 2. Update spd data for Micron Memory 3. Add SPD data binary files for supported memory types 4. Update other FSPM UPDs as part of memory initialization BUG=none BRANCH=none TEST=Build dedede, flash and boot to kernel. Change-Id: I7248861efd1ecd5a0df0e17d39a44c168cab200e Signed-off-by: Meera Ravindranath <meera.ravindranath@intel.com> Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39136 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Ronak Kanabar <ronak.kanabar@intel.com> Reviewed-by: V Sowmya <v.sowmya@intel.com> Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/google/dedede/variants/baseboard/include')
-rw-r--r--src/mainboard/google/dedede/variants/baseboard/include/baseboard/gpio.h6
-rw-r--r--src/mainboard/google/dedede/variants/baseboard/include/baseboard/variants.h6
2 files changed, 12 insertions, 0 deletions
diff --git a/src/mainboard/google/dedede/variants/baseboard/include/baseboard/gpio.h b/src/mainboard/google/dedede/variants/baseboard/include/baseboard/gpio.h
index fe9c0c5c75..395143b666 100644
--- a/src/mainboard/google/dedede/variants/baseboard/include/baseboard/gpio.h
+++ b/src/mainboard/google/dedede/variants/baseboard/include/baseboard/gpio.h
@@ -18,4 +18,10 @@
/* EC wake is LAN_WAKE# which is a special DeepSX wake pin */
#define GPE_EC_WAKE GPE0_LAN_WAK
+/* Memory configuration board straps */
+#define GPIO_MEM_CONFIG_0 GPP_C0
+#define GPIO_MEM_CONFIG_1 GPP_C3
+#define GPIO_MEM_CONFIG_2 GPP_C4
+#define GPIO_MEM_CONFIG_3 GPP_C5
+
#endif /* __BASEBOARD_GPIO_H__ */
diff --git a/src/mainboard/google/dedede/variants/baseboard/include/baseboard/variants.h b/src/mainboard/google/dedede/variants/baseboard/include/baseboard/variants.h
index 32b2c8b4e7..a0facb261d 100644
--- a/src/mainboard/google/dedede/variants/baseboard/include/baseboard/variants.h
+++ b/src/mainboard/google/dedede/variants/baseboard/include/baseboard/variants.h
@@ -28,4 +28,10 @@ const struct cros_gpio *variant_cros_gpios(size_t *num);
*/
int board_info_get_fw_config(uint32_t *fw_config);
+/* Return memory configuration structure. */
+const struct mb_cfg *variant_memcfg_config(void);
+
+/* Return memory SKU for the variant */
+int variant_memory_sku(void);
+
#endif /*__BASEBOARD_VARIANTS_H__ */