summaryrefslogtreecommitdiff
path: root/src/mainboard/google/cherry/bootblock.c
diff options
context:
space:
mode:
authorYidi Lin <yidi.lin@mediatek.com>2021-04-01 21:21:09 +0800
committerHung-Te Lin <hungte@chromium.org>2021-05-10 05:28:12 +0000
commit19a1bad42597c939dbd0ce9eabe8d610d3f7e2c2 (patch)
tree2d1655d5c667274acb839c8e4b064ee32164a2b5 /src/mainboard/google/cherry/bootblock.c
parent18b51e93ac5a772e60a46d7dd6236e70429a1e91 (diff)
mb/google/cherry: Enable Chrome EC
Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Change-Id: Iab3549b5c4e7d845ddd284a0df3fb448e11fbdcb Reviewed-on: https://review.coreboot.org/c/coreboot/+/53899 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Yu-Ping Wu <yupingso@google.com>
Diffstat (limited to 'src/mainboard/google/cherry/bootblock.c')
-rw-r--r--src/mainboard/google/cherry/bootblock.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/google/cherry/bootblock.c b/src/mainboard/google/cherry/bootblock.c
index adb87d03d9..dbc6c26e5e 100644
--- a/src/mainboard/google/cherry/bootblock.c
+++ b/src/mainboard/google/cherry/bootblock.c
@@ -3,6 +3,7 @@
#include <bootblock_common.h>
#include <device/mmio.h>
#include <soc/gpio.h>
+#include <soc/spi.h>
#include "gpio.h"
@@ -35,6 +36,7 @@ static void nor_set_gpio_pinmux(void)
void bootblock_mainboard_init(void)
{
+ mtk_spi_init(CONFIG_EC_GOOGLE_CHROMEEC_SPI_BUS, SPI_PAD0_MASK, 3 * MHz, 0);
nor_set_gpio_pinmux();
setup_chromeos_gpios();
}