aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/google/brya
diff options
context:
space:
mode:
authorAlan Huang <alan-huang@quanta.corp-partner.google.com>2021-10-05 13:49:35 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2021-12-09 21:10:54 +0000
commit2bf2e6d1ccd87cdd8d9c189972eae89e47e542c8 (patch)
treecacec38f64257d41e2d00956621a5c304a7da8ff /src/mainboard/google/brya
parentb0db75563ade4c919af595bb431bd0c77a249865 (diff)
mb/google/brya/var/brask: Configure the ISOLATE pin of LAN
1. Copy the default configuration from Puff. 2. Update the 'stop_gpio' to GPP_H22. BUG=b:193750191 BRANCH=None TEST=Update kernel for 8125 outbox driver and test with command suspend_stress_test. Change-Id: I2e82dbc1e6c68cbd84b603adc7fdc3ee1d4d3392 Signed-off-by: Alan Huang <alan-huang@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58105 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/mainboard/google/brya')
-rw-r--r--src/mainboard/google/brya/Kconfig1
-rw-r--r--src/mainboard/google/brya/variants/brask/overridetree.cb4
2 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/Kconfig b/src/mainboard/google/brya/Kconfig
index edadf75f45..41f3f715c4 100644
--- a/src/mainboard/google/brya/Kconfig
+++ b/src/mainboard/google/brya/Kconfig
@@ -9,6 +9,7 @@ config BOARD_GOOGLE_BASEBOARD_BRASK
select SPD_CACHE_IN_FMAP
select ENABLE_TCSS_DISPLAY_DETECTION if RUN_FSP_GOP
select RT8168_GET_MAC_FROM_VPD
+ select RT8168_GEN_ACPI_POWER_RESOURCE
if BOARD_GOOGLE_BASEBOARD_BRYA || BOARD_GOOGLE_BASEBOARD_BRASK
diff --git a/src/mainboard/google/brya/variants/brask/overridetree.cb b/src/mainboard/google/brya/variants/brask/overridetree.cb
index 258898dfd3..63a683dca4 100644
--- a/src/mainboard/google/brya/variants/brask/overridetree.cb
+++ b/src/mainboard/google/brya/variants/brask/overridetree.cb
@@ -81,6 +81,10 @@ chip soc/intel/alderlake
end
device ref pcie_rp7 on
chip drivers/net
+ register "stop_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_H22)"
+ register "stop_delay_ms" = "12" # NIC needs time to quiesce
+ register "stop_off_delay_ms" = "1"
+ register "has_power_resource" = "1"
device pci 00.0 on end
end
end # RTL8125 Ethernet NIC