diff options
| author | Eric Lai <eric_lai@quanta.corp-partner.google.com> | 2022-07-01 09:04:24 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2022-07-07 23:59:09 +0000 |
| commit | b858f2e5c9535a562cbcd90bc643d7aec9737ed6 (patch) | |
| tree | a94ca099681aa1e5013fc8dfe15baa41c9bfe02f /src/mainboard/google/brya/variants | |
| parent | 5242eef3adcd84d84b87dc6a0c2e9078d63d938c (diff) | |
mb/google/brya/var/ghost4adl: Update the PCIE and USB setting
Based on latest schematic to update the PCIE and USB setting.
BUG=b:237659398
BRANCH=firmware-brya-14505.B
TEST=emerge-ghost coreboot
Signed-off-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Change-Id: I97989b7a8d9104379ffb0b454d7248d49855f680
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65584
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Caveh Jalali <caveh@chromium.org>
Reviewed-by: Jack Rosenthal <jrosenth@chromium.org>
Diffstat (limited to 'src/mainboard/google/brya/variants')
| -rw-r--r-- | src/mainboard/google/brya/variants/ghost4adl/overridetree.cb | 36 |
1 files changed, 18 insertions, 18 deletions
diff --git a/src/mainboard/google/brya/variants/ghost4adl/overridetree.cb b/src/mainboard/google/brya/variants/ghost4adl/overridetree.cb index 9a98768117..b20593a479 100644 --- a/src/mainboard/google/brya/variants/ghost4adl/overridetree.cb +++ b/src/mainboard/google/brya/variants/ghost4adl/overridetree.cb @@ -59,16 +59,24 @@ chip soc/intel/alderlake [PchSerialIoIndexI2C5] = PchSerialIoPci, [PchSerialIoIndexI2C7] = PchSerialIoDisabled, }" + + register "usb2_ports[0]" = "USB2_PORT_TYPE_C(OC0)" # USB2_C0 + register "usb2_ports[1]" = "USB2_PORT_TYPE_C(OC1)" # USB2_C1 + register "usb2_ports[2]" = "USB2_PORT_EMPTY" + register "usb2_ports[3]" = "USB2_PORT_EMPTY" + register "usb2_ports[4]" = "USB2_PORT_MID(OC_SKIP)" # DCI port + register "usb2_ports[5]" = "USB2_PORT_EMPTY" + register "usb2_ports[8]" = "USB2_PORT_EMPTY" + + register "usb3_ports[0]" = "USB3_PORT_EMPTY" + register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC_SKIP)" # DCI port + register "usb3_ports[3]" = "USB3_PORT_EMPTY" + + register "tcss_ports[0]" = "TCSS_PORT_EMPTY" + register "tcss_ports[1]" = "TCSS_PORT_DEFAULT(OC1)" # TypeC C1 + register "tcss_ports[2]" = "TCSS_PORT_DEFAULT(OC0)" # TypeC C0 + device domain 0 on - device ref pcie4_0 on - # Enable CPU PCIE RP 1 using CLK 1 - register "cpu_pcie_rp[CPU_RP(1)]" = "{ - .clk_req = 1, - .clk_src = 1, - .flags = PCIE_RP_LTR | PCIE_RP_AER, - }" - end - device ref tbt_pcie_rp3 on end device ref cnvi_wifi on chip drivers/wifi/generic register "wake" = "GPE0_PME_B0" @@ -78,18 +86,10 @@ chip soc/intel/alderlake device ref pcie_rp6 off end device ref pcie_rp7 off end device ref pcie_rp8 off end - device ref pcie_rp9 on - # Enable NVMe on PCIE 9-12 using clk 1 - register "pch_pcie_rp[PCH_RP(9)]" = "{ - .clk_src = 1, - .clk_req = 0, - .flags = PCIE_RP_LTR | PCIE_RP_AER, - }" - end device ref tcss_dma0 on chip drivers/intel/usb4/retimer register "dfp[0].power_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_E4)" - use tcss_usb3_port1 as dfp[0].typec_port + use tcss_usb3_port2 as dfp[0].typec_port device generic 0 on end end end |