summaryrefslogtreecommitdiff
path: root/src/mainboard/google/brya/variants/felwinter/gpio.c
diff options
context:
space:
mode:
authorTim Wawrzynczak <twawrzynczak@chromium.org>2021-10-07 16:02:11 -0600
committerTim Wawrzynczak <twawrzynczak@chromium.org>2021-10-08 18:11:08 +0000
commit36721a483b9dffbae7cab37b18ae18a70c986af2 (patch)
tree312442a6e5b562164e02e19d47bbc9d1d1e0b3a2 /src/mainboard/google/brya/variants/felwinter/gpio.c
parent3394f4a8f688dcc4daaa47f9c65c6d7c5fa8fcd2 (diff)
mb/google/brya: Add GPIO_IN_RW to all variants' early GPIO tables
Before attempting another commit 6260bf71 ("vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"), ensure that brya's variants all program EC_IN_RW as an input GPIO in bootblock so that it can be read from in verstage. Change-Id: I6b1af50f257dc7b627c4c00d7480ba7732c3d1a0 Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58183 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Hsuan-ting Chen <roccochen@google.com>
Diffstat (limited to 'src/mainboard/google/brya/variants/felwinter/gpio.c')
-rw-r--r--src/mainboard/google/brya/variants/felwinter/gpio.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/felwinter/gpio.c b/src/mainboard/google/brya/variants/felwinter/gpio.c
index 62610aced5..d30dd21f4f 100644
--- a/src/mainboard/google/brya/variants/felwinter/gpio.c
+++ b/src/mainboard/google/brya/variants/felwinter/gpio.c
@@ -127,6 +127,8 @@ static const struct pad_config early_gpio_table[] = {
PAD_CFG_GPI(GPP_E13, NONE, DEEP),
/* E15 : RSVD_TP ==> PCH_WP_OD */
PAD_CFG_GPI_GPIO_DRIVER(GPP_E15, NONE, DEEP),
+ /* F18 : THC1_SPI2_INT# ==> EC_IN_RW_OD */
+ PAD_CFG_GPI(GPP_F18, NONE, DEEP),
/* H10 : UART0_RXD ==> UART_PCH_RX_DBG_TX */
PAD_CFG_NF(GPP_H10, NONE, DEEP, NF2),
/* H11 : UART0_TXD ==> UART_PCH_TX_DBG_RX */