summaryrefslogtreecommitdiff
path: root/src/mainboard/google/brya/variants/baseboard
diff options
context:
space:
mode:
authorTim Wawrzynczak <twawrzynczak@chromium.org>2020-11-20 15:36:22 -0700
committerPatrick Georgi <pgeorgi@google.com>2020-11-22 22:16:27 +0000
commitf61011a56fba8fce5eee19f8c4e5979c4427c81e (patch)
treedb559f3fb0a7e1796edef22d6e4b9f1f9fda9daf /src/mainboard/google/brya/variants/baseboard
parent6c8ba9b9ae0a0eb04f6c7be3ba8185f49db13d00 (diff)
mb/google/brya: Add new google brya mainboard
This commit is a stub for brya, which is a an Intel Alder Lake-P reference platform. BUG=b:173562731 TEST=util/abuild/abuild -p none -t google/brya -a -c max Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Change-Id: Ia34130ff92a0a07063cb8e80527204b3a80184a0 Reviewed-on: https://review.coreboot.org/c/coreboot/+/47819 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/google/brya/variants/baseboard')
-rw-r--r--src/mainboard/google/brya/variants/baseboard/devicetree.cb5
1 files changed, 5 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/baseboard/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/devicetree.cb
new file mode 100644
index 0000000000..fbd7d72f9f
--- /dev/null
+++ b/src/mainboard/google/brya/variants/baseboard/devicetree.cb
@@ -0,0 +1,5 @@
+chip soc/intel/alderlake
+ device cpu_cluster 0 on
+ device lapic 0 on end
+ end
+end