summaryrefslogtreecommitdiff
path: root/src/mainboard/google/bolt/Kconfig
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2016-07-26 11:48:06 -0500
committerAaron Durbin <adurbin@chromium.org>2016-07-27 21:25:06 +0200
commit139314bffd5ff29847661c536130d8d8d3e261bf (patch)
tree964701ca27fcf8ad741641b984c797986d60d261 /src/mainboard/google/bolt/Kconfig
parent60cc75df83f2da64132b6da6dd431417da6b2f4e (diff)
mainboard/google/bolt: remove unobtainable mainboard
The bolt board was a proof of concept device that has never made it out in the wild. Moreover, I don't think any of these boards exist any longer. Change-Id: I5ca055d448659a2b8e2eafcfc2114a6b8f8a56a4 Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/15901 Tested-by: build bot (Jenkins) Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/mainboard/google/bolt/Kconfig')
-rw-r--r--src/mainboard/google/bolt/Kconfig58
1 files changed, 0 insertions, 58 deletions
diff --git a/src/mainboard/google/bolt/Kconfig b/src/mainboard/google/bolt/Kconfig
deleted file mode 100644
index 3f34c9d5d7..0000000000
--- a/src/mainboard/google/bolt/Kconfig
+++ /dev/null
@@ -1,58 +0,0 @@
-if BOARD_GOOGLE_BOLT
-
-config BOARD_SPECIFIC_OPTIONS # dummy
- def_bool y
- select CPU_INTEL_HASWELL
- select NORTHBRIDGE_INTEL_HASWELL
- select SOUTHBRIDGE_INTEL_LYNXPOINT
- select INTEL_LYNXPOINT_LP
- select BOARD_ROMSIZE_KB_8192
- select EC_GOOGLE_CHROMEEC
- select HAVE_ACPI_TABLES
- select HAVE_OPTION_TABLE
- select HAVE_ACPI_RESUME
- select MMCONF_SUPPORT
- select HAVE_SMI_HANDLER
- select MAINBOARD_HAS_CHROMEOS
- select MAINBOARD_HAS_LPC_TPM
- select INTEL_INT15
-
-config CHROMEOS
- select CHROMEOS_VBNV_CMOS
- select LID_SWITCH
- select EC_SOFTWARE_SYNC
- select VIRTUAL_DEV_SWITCH
-
-config MAINBOARD_DIR
- string
- default google/bolt
-
-config MAINBOARD_PART_NUMBER
- string
- default "Bolt"
-
-config MMCONF_BASE_ADDRESS
- hex
- default 0xf0000000
-
-config MAX_CPUS
- int
- default 8
-
-config VGA_BIOS_FILE
- string
- default "pci8086,0166.rom"
-
-config HAVE_IFD_BIN
- bool
- default n
-
-config HAVE_ME_BIN
- bool
- default n
-
-config GBB_HWID
- string
- depends on CHROMEOS
- default "X86 BOLT TEST 1863"
-endif