summaryrefslogtreecommitdiff
path: root/src/mainboard/google/auron/variants/buddy
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2021-11-15 20:11:12 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-11-25 15:03:39 +0000
commitdd96ab698757c6b6f05612d92f38088e8f7069e5 (patch)
tree5baa8f55301af11b68a361a55aa6296675ab4806 /src/mainboard/google/auron/variants/buddy
parentc87814d750073ba89c2a88d8dcc6c7611952ddbc (diff)
cpu/intel/haswell: Move chip_ops to cpu cluster
The cpu cluster is always present and it's the proper device to contain the settings that need to be applied to all cpus. This makes it possible to remove the fake lapic from devicetrees. Change-Id: Ic449b2df8036e8c02b5559cca6b2e7479a70a786 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/59314 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/mainboard/google/auron/variants/buddy')
-rw-r--r--src/mainboard/google/auron/variants/buddy/overridetree.cb9
1 files changed, 3 insertions, 6 deletions
diff --git a/src/mainboard/google/auron/variants/buddy/overridetree.cb b/src/mainboard/google/auron/variants/buddy/overridetree.cb
index 75bf8ee20f..be96e95d1f 100644
--- a/src/mainboard/google/auron/variants/buddy/overridetree.cb
+++ b/src/mainboard/google/auron/variants/buddy/overridetree.cb
@@ -11,13 +11,10 @@ chip soc/intel/broadwell
register "dq_pins_interleaved" = "true"
- device cpu_cluster 0 on
- chip cpu/intel/haswell
- register "s0ix_enable" = "0"
+ chip cpu/intel/haswell
+ device cpu_cluster 0 on end
- device lapic 0 on end
- device lapic 0xacac off end
- end
+ register "s0ix_enable" = "0"
end
device domain 0 on