diff options
| author | Michael Niewöhner <foss@mniewoehner.de> | 2020-12-21 17:09:08 +0100 |
|---|---|---|
| committer | Michael Niewöhner <foss@mniewoehner.de> | 2021-01-21 18:14:09 +0000 |
| commit | f9544da6c42ccaf43d926191d6c4e0f914d79a59 (patch) | |
| tree | b1ea480649dbcda908210b983cb4d42d800c4826 /src/mainboard/foxconn/g41s-k/variants | |
| parent | fccc24f063acb2470ba919237b0056c6afecd4d9 (diff) | |
mb/intel/leafhill: do LPC/eSPI pad configuration at board-level
Do LPC/eSPI pad configuration at board-level to match other platforms by
adding an appropriate early gpio table in the bootblock.
The soc code gets dropped in CB:49410.
Change-Id: Ie1e53e72c65fdcfe4be2e01134873aa7858c28ff
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49416
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/foxconn/g41s-k/variants')
0 files changed, 0 insertions, 0 deletions