summaryrefslogtreecommitdiff
path: root/src/mainboard/emulation/spike-riscv/uart.c
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2022-11-29 07:36:44 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2023-05-09 18:08:25 +0000
commit923b8ec18085d9b03162a1aae8dfd3aeff2d4fa0 (patch)
treecdba6b55ce4440a0f7e42288d00b46b6414ac979 /src/mainboard/emulation/spike-riscv/uart.c
parent0be8ac547c9daa7f9296f3cbfb1599f800d0ee91 (diff)
mb/google,intel: Use common ChromeEC code for SMI APMC
Change-Id: If4b7c2b94e0fec84831740336ccdbea0922ffbfe Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/74513 Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Diffstat (limited to 'src/mainboard/emulation/spike-riscv/uart.c')
0 files changed, 0 insertions, 0 deletions