summaryrefslogtreecommitdiff
path: root/src/mainboard/dell/optiplex_3050/sch5555_ec.h
diff options
context:
space:
mode:
authorMate Kukri <kukri.mate@gmail.com>2024-10-24 18:05:19 +0100
committerFelix Singer <service+coreboot-gerrit@felixsinger.de>2024-11-07 10:21:58 +0000
commit7c198550fb10a314bd347c8802ef7235034d4734 (patch)
tree652978ca6cb97362cde78d00d1b66899415fd49a /src/mainboard/dell/optiplex_3050/sch5555_ec.h
parentf214acd6e570fa053f4a6366d6d4609f10a4ad80 (diff)
mb/dell: OptiPlex 3050 Micro port (Intel KabyLake)
- Boots Linux 6.11 (Debian) - GRUB and SeaBIOS payloads work - SMSC SCH5553 SIO/EC + Serial port works + PWM fan control works - Realtek Gigabit LAN works - WiFi slot works - NVMe SSD slot works - Extra: LPSS UART0 + Stock FW sets undocumented power gating bit, RTC battery needs to be pulled for it to work. + Signals exposed on test points on the back of the board. FIXME: add documentation about this - Needs 'deguard' to bypass BootGuard + See https://review.coreboot.org/admin/repos/deguard,general - Audio works - All USB ports work - Currently limited to the Micro form factor, but others are very similar - HDA verbs and VBT by Leah Rowe Change-Id: I8d443e39ee684a4eaa19c835a945cfe569c051e2 Signed-off-by: Mate Kukri <kukri.mate@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/82053 Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/dell/optiplex_3050/sch5555_ec.h')
-rw-r--r--src/mainboard/dell/optiplex_3050/sch5555_ec.h10
1 files changed, 10 insertions, 0 deletions
diff --git a/src/mainboard/dell/optiplex_3050/sch5555_ec.h b/src/mainboard/dell/optiplex_3050/sch5555_ec.h
new file mode 100644
index 0000000000..9d262d5787
--- /dev/null
+++ b/src/mainboard/dell/optiplex_3050/sch5555_ec.h
@@ -0,0 +1,10 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#ifndef __SCH5555_EC_H__
+#define __SCH5555_EC_H__
+
+uint8_t sch5555_mbox_read(uint8_t addr1, uint16_t addr2);
+
+void sch5555_mbox_write(uint8_t addr1, uint16_t addr2, uint8_t val);
+
+#endif