summaryrefslogtreecommitdiff
path: root/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2024-06-23 03:56:43 +0200
committerFelix Singer <felixsinger@posteo.net>2024-06-24 14:22:46 +0000
commit0c1daa59b902364d26f13290dff0e44bda839539 (patch)
treeb9d4edc690126b00001714f6cea64a7f41f500cb /src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb
parent1a77d1e437c7dc4efd8ab665ccf1ed9d18ba835d (diff)
skl mainboards/dt: Drop SsicPortEnable setting if disabled
The attributes are initialized with 0 and thus setting them to 0 makes them superfluous. Remove them. Change-Id: Ic16d568c38d708da27efa7229e23019e71c0019b Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/83173 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marvin Evers <marvin.n.evers@gmail.com> Reviewed-by: Erik van den Bogaert <ebogaert@eltan.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb')
-rw-r--r--src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb b/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb
index cb6d409164..f0588da850 100644
--- a/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb
+++ b/src/mainboard/clevo/kbl-u/variants/n13xwu/devicetree.cb
@@ -41,7 +41,6 @@ chip soc/intel/skylake
device ref igpu on end
device ref sa_thermal on end
device ref south_xhci on
- register "SsicPortEnable" = "0"
# USB2
register "usb2_ports[0]" = "USB2_PORT_MID(OC_SKIP)" # Type-A, right
register "usb2_ports[1]" = "USB2_PORT_FLEX(OC_SKIP)" # 3G / LTE