diff options
author | Krishna Prasad Bhat <krishna.p.bhat.d@intel.com> | 2023-08-07 21:48:23 +0530 |
---|---|---|
committer | sridhar siricilla <siricillasridhar@gmail.com> | 2023-09-23 16:48:11 +0000 |
commit | c3c71c3783c253c6dd9e5fa19ad98f2efcc0c2d4 (patch) | |
tree | 8534642e1ce0e265e2616e11739fc028fa2cba43 /src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb | |
parent | 0cd873f585f92de81476849f2aa1c6e1a47b26c3 (diff) |
soc/intel/cse: Make cse_bp_info response global
PSR data is created and stored in CSE data partition. In platforms that
employ CSE Lite SKU firmware, a firmware downgrade involves clearing of
CSE data partition which results in PSR data being lost.
CSE Lite SKU firmware supports a command to backup PSR data before
initiating a firmware downgrade. PSR data backup command works only
after memory has been initialized. Moving only the downgrade would add
complexity of splitting the cse_fw_sync across pre-RAM and post-RAM
stages. So the idea is to move cse_fw_sync into ramstage when PSR is
enabled.
We are introducing a flow to get CSE boot partition info in early
romstage and then same data will be stored in cbmem once DRAM is
initialized. The CSE BP info data in cbmem will be utilized in early
ramstage to perform cse firmware sync operations. This helps in avoiding
re-sending the CSE get boot partition info command in ramstage. Having
cse_bp_info_rsp as global helps in de-linking cse_get_bp_info from
cse_fw_sync.
Many functions take cse_bp_info as input parameter. Since
cse_bp_info_rsp is global now, we can make use of global cse_bp_info and
remove it as input parameter from those functions.
BUG=b:273207144
TEST=Verify cse_bp_info_rsp holds value across the stage.
Change-Id: I0ee050b49fcae574882378b94329c36a228e6815
Signed-off-by: Krishna Prasad Bhat <krishna.p.bhat.d@intel.com>
Signed-off-by: Rizwan Qureshi <rizwan.qureshi@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/77070
Reviewed-by: sridhar siricilla <siricillasridhar@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Anil Kumar K <anil.kumar.k@intel.com>
Diffstat (limited to 'src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb')
0 files changed, 0 insertions, 0 deletions