summaryrefslogtreecommitdiff
path: root/src/mainboard/asus/h61-series/variants/p8h61-m_lx
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2024-01-13 23:49:31 +0100
committerFelix Singer <service+coreboot-gerrit@felixsinger.de>2024-01-14 23:26:00 +0000
commit0b1f4382a53f4af51b5170c5f9d912ff1ca5409b (patch)
tree3ff49d73c6174f45b836d3826280360bba9e1dca /src/mainboard/asus/h61-series/variants/p8h61-m_lx
parent85eff9275685b42a7f642e7bd6ba17f33a41e8af (diff)
mb/asus/h61-series: Convert remaining PCI numbers into reference names
Change-Id: I8008fcc994e49c1626fd366c74661fcceb21a323 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79969 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Diffstat (limited to 'src/mainboard/asus/h61-series/variants/p8h61-m_lx')
-rw-r--r--src/mainboard/asus/h61-series/variants/p8h61-m_lx/overridetree.cb20
1 files changed, 10 insertions, 10 deletions
diff --git a/src/mainboard/asus/h61-series/variants/p8h61-m_lx/overridetree.cb b/src/mainboard/asus/h61-series/variants/p8h61-m_lx/overridetree.cb
index aa9f8c81b9..c4ff6b073e 100644
--- a/src/mainboard/asus/h61-series/variants/p8h61-m_lx/overridetree.cb
+++ b/src/mainboard/asus/h61-series/variants/p8h61-m_lx/overridetree.cb
@@ -6,25 +6,25 @@ chip northbridge/intel/sandybridge
chip southbridge/intel/bd82x6x
register "gen1_dec" = "0x00000295" # Super I/O HWM
- device pci 1b.0 on # HD audio controller
+ device ref hda on # HD audio controller
subsystemid 0x1043 0x8445
end
- device pci 1c.0 on end # PCIe 1x slot (PCIEX1_1)
- device pci 1c.1 on end # PCIe 1x slot (PCIEX1_2)
- device pci 1c.2 on # Realtek Gigabit Ethernet
+ device ref pcie_rp1 on end # PCIe 1x slot (PCIEX1_1)
+ device ref pcie_rp2 on end # PCIe 1x slot (PCIEX1_2)
+ device ref pcie_rp3 on # Realtek Gigabit Ethernet
subsystemid 0x1043 0x8432
chip drivers/net
register "customized_leds" = "0x00f6"
device pci 00.0 on end
end
end
- device pci 1c.3 off end # Unused PCIe port
- device pci 1c.4 on end # PCIe 1x slot (PCIEX1_3)
- device pci 1c.5 off end # Unused PCIe port
- device pci 1c.6 off end # Unused PCIe port
- device pci 1c.7 off end # Unused PCIe port
+ device ref pcie_rp4 off end # Unused PCIe port
+ device ref pcie_rp5 on end # PCIe 1x slot (PCIEX1_3)
+ device ref pcie_rp6 off end # Unused PCIe port
+ device ref pcie_rp7 off end # Unused PCIe port
+ device ref pcie_rp8 off end # Unused PCIe port
- device pci 1f.0 on # LPC bridge
+ device ref lpc on # LPC bridge
chip superio/nuvoton/nct6776
device pnp 2e.0 off end # Floppy
device pnp 2e.1 on # Parallel