summaryrefslogtreecommitdiff
path: root/src/mainboard/asrock/h81m-hds/data.vbt
diff options
context:
space:
mode:
authorJoel Kitching <kitching@google.com>2018-11-15 16:48:53 +0800
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2018-11-28 18:32:59 +0000
commit2e690eeaf2c59070f74b01afb238c8a5208228f0 (patch)
treed83d2b153c93a74b29bc2eb326c120e98dfc24d1 /src/mainboard/asrock/h81m-hds/data.vbt
parente102c5d54b79543eee34cf19bdbab7b25ef9417e (diff)
tss: implement tlcl_save_state
When an untrusted OS is running, we would like to use the Cr50 vendor-specific VENDOR_CC_TPM_MODE command to disable TPM. Before doing this, we should save TPM state. Implement tlcl_save_state for this purpose. This needs to live in coreboot codebase since on S3 resume path, depthcharge is not reached. Implement the function in both tcg-1.2 and tcg-2.0 for completeness. BUG=b:70681930,b:118202153 TEST=hack a call to tlcl_save_state into coreboot on S3 resume verify in AP console that it is called Signed-off-by: Joel Kitching <kitching@google.com> Change-Id: I8b51ca68456fc9b655e4dc2d0958b7c040d50510 Reviewed-on: https://review.coreboot.org/c/29646 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Diffstat (limited to 'src/mainboard/asrock/h81m-hds/data.vbt')
0 files changed, 0 insertions, 0 deletions