summaryrefslogtreecommitdiff
path: root/src/mainboard/acer
diff options
context:
space:
mode:
authorEric Lai <eric_lai@quanta.corp-partner.google.com>2022-06-01 11:19:39 +0800
committerSubrata Banik <subratabanik@google.com>2022-07-01 07:24:16 +0000
commit67219f73316f7b9f2bb91d195a6f95aa4e1f9e5d (patch)
treea9efc310bd403ab086ead8408c3f1baa9edc0574 /src/mainboard/acer
parent8481056a53f5a42bfece355595c6dad21f2fd8f4 (diff)
mb/google/rex: Add memory init
Add memory init with placeholder to fill in required memory configuration parameters. DQ map and Rcomp can be auto probed by the FSP-M hence, kept it as default. BUG=b:224325352 TEST=util/abuild/abuild -p none -t google/rex -a -c max Able to boot till FSP-M/MRC using MTL simics. Signed-off-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I5baa87411c28a20602eb5a7077f00664ccab3ade Reviewed-on: https://review.coreboot.org/c/coreboot/+/64850 Reviewed-by: Tarun Tuli <taruntuli@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/acer')
0 files changed, 0 insertions, 0 deletions