diff options
| author | Felix Held <felix-coreboot@felixheld.de> | 2024-10-07 23:14:18 +0200 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2024-10-10 13:25:07 +0000 |
| commit | 3f9f8f1e703d118642ebe2667e9f7fc4b08f6810 (patch) | |
| tree | 37311dcb325d90c9c5bc6ab03728f476d5abf3bd /src/include/spi_flash.h | |
| parent | d1e8873e08043d78ff0c39a036c9d4ece60288f2 (diff) | |
include/spi_flash: add RPMC field length defines
The first table from the chapter 4.1 'OP1/OP2 Command Definition: No
Address Phase' of the JEDEC standard JESD260 (Replay Protected Monotonic
Counter (RPMC) for Serial Flash Devices) in the version from April 2021
was used as a reference.
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I0050aea6cdc537122bae63fddb417dd9f6b75a02
Reviewed-on: https://review.coreboot.org/c/coreboot/+/84703
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-by: Nicholas Sudsgaard <devel+coreboot@nsudsgaard.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/spi_flash.h')
| -rw-r--r-- | src/include/spi_flash.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/include/spi_flash.h b/src/include/spi_flash.h index d5471a4406..e0d5b2b36d 100644 --- a/src/include/spi_flash.h +++ b/src/include/spi_flash.h @@ -12,6 +12,10 @@ #define SPI_OPCODE_WREN 0x06 #define SPI_OPCODE_FAST_READ 0x0b +/* SPI RPMC field lengths in bytes */ +#define SPI_RPMC_TAG_LEN 12 +#define SPI_RPMC_SIG_LEN 32 + struct spi_flash; /* |