diff options
| author | fdurairx <felixx.durairaj@intel.com> | 2015-08-21 15:36:53 -0700 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-01-28 20:34:06 +0100 |
| commit | aff502e87ae57fa2dc09367d00f143b6befb9530 (patch) | |
| tree | 53476f7b39033ed036b7a7bf784e2410c24d7381 /src/include/ip_checksum.h | |
| parent | 71c60ca4821f9ebd51066b2fb4166fd974755666 (diff) | |
soc/braswell: Fix DSP clock
The codec clock frequency was incorrectly set to 25MHz.
The only available frequency is 19.2MHz through external clock and PLL.
Original-Reviewed-on: https://chromium-review.googlesource.com/295768
Original-Tested-by: Hannah Williams <hannah.williams@intel.com>
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Change-Id: I9bef334a5a3aaee28fcc4937180896ff49969bc5
Signed-off-by: Felix Durairaj <felixx.durairaj@intel.com>
Reviewed-on: https://review.coreboot.org/12732
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/include/ip_checksum.h')
0 files changed, 0 insertions, 0 deletions