diff options
| author | Raul E Rangel <rrangel@chromium.org> | 2020-09-23 12:10:02 -0600 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-09-28 09:39:49 +0000 |
| commit | 96c704a16729243469e01b587ea5f3eab9ab1213 (patch) | |
| tree | 4289ec6c81d0a3f603a5c676a4952aa24e4dbda0 /src/include/fit.h | |
| parent | 94be1f7399629de0578c56625ddd327cc1123fe4 (diff) | |
soc/amd/picasso: Set eMMC preset UPDs
Now that all boards have bootable driver strengths and init frequency,
we can pass them to FSP.
BUG=b:159823235
TEST=Boot ezkinil to kernel and print presets.
SDHC0x8F0 Initialization 3.3V or 1.8V => 0x03ff
14 => 0 [B]: DvrStrength
10 => 0: ClkGen
00 => 0x3ff: SdClkFreq
SDHC0x8F2 Default Speed 3.3V => 0x0004
14 => 0 [B]: DvrStrength
10 => 0: ClkGen
00 => 0x4: SdClkFreq
SDHC0x8F4 High Speed 3.3V => 0x0002
14 => 0 [B]: DvrStrength
10 => 0: ClkGen
00 => 0x2: SdClkFreq
SDHC0x8F6 SDR12 1.8V => 0x0008
14 => 0 [B]: DvrStrength
10 => 0: ClkGen
00 => 0x8: SdClkFreq
SDHC0x8F8 SDR25 1.8V => 0x0004
14 => 0 [B]: DvrStrength
10 => 0: ClkGen
00 => 0x4: SdClkFreq
SDHC0x8FA SDR50 1.8V => 0x0002
14 => 0 [B]: DvrStrength
10 => 0: ClkGen
00 => 0x2: SdClkFreq
SDHC0x8FC SDR104 1.8V => 0x4000
14 => 0x1 [A]: DvrStrength
10 => 0: ClkGen
00 => 0: SdClkFreq
SDHC0x8FE DDR50 1.8V => 0x0002
14 => 0 [B]: DvrStrength
10 => 0: ClkGen
00 => 0x2: SdClkFreq
SDHC0x900 HS400 => 0x4000
14 => 0x1 [A]: DvrStrength
10 => 0: ClkGen
00 => 0: SdClkFreq
Signed-off-by: Raul E Rangel <rrangel@chromium.org>
Change-Id: I5fe5c0a5a5ecf292ce8703e9c9ea80b6f1b6440e
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45661
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/include/fit.h')
0 files changed, 0 insertions, 0 deletions