summaryrefslogtreecommitdiff
path: root/src/include/cpu/x86/bist.h
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2024-09-22 17:02:01 +0000
committerSubrata Banik <subratabanik@google.com>2024-09-24 02:10:50 +0000
commit2df166f7006db3fc4ffa3995177ea755221d9cd2 (patch)
tree20bb100287a64ec3c41f24eaeb51ee3dafbe57f7 /src/include/cpu/x86/bist.h
parentccf67fd9718e1eeb46d52dcd3aeba028305a44c7 (diff)
mb/google/brya/var/vell: select SOC_INTEL_RAPTORLAKE
Select SOC_INTEL_RAPTORLAKE to force coreboot to use the RPL FSP headers for FSP as vell is using a converged firmware image. This effort also helps to save vell boot time by 80-100ms as RPL FSP is better optimized. Additionally, Raptor Lake platform only needs 1 SIPI-SIPI which saves 10ms of the boot time. BUG=b:352330495 TEST=Able to build and boot google/vell. warm reboot time w/o this CL ``` Total Time: 1,408,669 ``` warm reboot time w/ this CL ``` Total Time: 1,235,651 ``` Change-Id: I8f7dd76f00cfeff2908aeb805524706ac23403fa Signed-off-by: Subrata Banik <subratabanik@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/84491 Reviewed-by: Eric Lai <ericllai@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/include/cpu/x86/bist.h')
0 files changed, 0 insertions, 0 deletions