summaryrefslogtreecommitdiff
path: root/src/cpu/x86
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-08-03 14:12:13 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-08-04 21:28:05 +0000
commitf4fa1e1d06b5c68b746274c39f23cc8b05801d90 (patch)
tree71791abd70eaa3d21b38c284ded82eee8bdf4743 /src/cpu/x86
parent90de10c17a2d72065592875b4af206e9cb1a7feb (diff)
nb/intel/haswell: Deduplicate PCIEXBAR decoding
Add `decode_pcie_bar` for consistency with other Intel northbridges. Change-Id: If04ca3467bb067b28605a3acccb8bda325735999 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44120 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/cpu/x86')
0 files changed, 0 insertions, 0 deletions