summaryrefslogtreecommitdiff
path: root/src/cpu/x86/entry32.S
diff options
context:
space:
mode:
authorMatt DeVillier <matt.devillier@gmail.com>2021-12-22 10:00:57 -0600
committerFelix Held <felix-coreboot@felixheld.de>2022-02-07 14:08:52 +0000
commit84d4ccde795a0f7bd1272a795a51c44c66e77022 (patch)
treeec436fa9e7cf6505c08f65ec8bebf7a21bc978b8 /src/cpu/x86/entry32.S
parent2aef22f6fb7fc4cb6839555d92e4e263797fcd58 (diff)
mb/google/cyan: Fix variant GPIOs
- set GPSE-77 (Maxim jack detect) to NC for variants using Realtek audio - set GPSW-37 to NC for all variants (not used for LPE audio) - set GPSW-95 (Realtek jack detect) to NC for variant using Maxim audio - set GPSE-77 as maskable on variant using Maxim audio, to match mask setting for jack detect GPIO on other variants - set GPSE-81 as maskable on CELES to prevent interrupt storm (likely due to change in cherryview pinctrl driver circa kernel v3.18 which no longer masks all interrupts at init) Change-Id: I50d4b3516eba8906042bb8dea768b229afcf11ea Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/61585 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: CoolStar Organization <coolstarorganization@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/cpu/x86/entry32.S')
0 files changed, 0 insertions, 0 deletions