summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-07-30 02:58:19 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-07-31 01:28:39 +0000
commitb93a9a282fbfd8fa05630adb5f226ba00583aebe (patch)
tree0626872627863e918b9b618277c99653e39865f8 /src/cpu/intel
parent75196bf6bba65c10fb37e528046d693d605f2fe9 (diff)
soc/amd/common/block/gpio_banks/gpio: add comment in check_gpios
Each bit in the GPIO wake status index registers is set to 1 when at least one of 4 corresponding GPIO pins has its wake status register set. Added the comment since the gpio_base + i * 4 in the next line looked as if it calculates some absolute register value which is not what the code does or should be doing. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I2fc8e9c5bd7c1b011f364b05d0cfdeb0df88ada6 Reviewed-on: https://review.coreboot.org/c/coreboot/+/56703 Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/intel')
0 files changed, 0 insertions, 0 deletions