summaryrefslogtreecommitdiff
path: root/src/cpu/intel/socket_FCBGA559/Kconfig
diff options
context:
space:
mode:
authorFelix Held <felix.held@amd.corp-partner.google.com>2021-10-23 00:06:28 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-10-26 17:43:29 +0000
commit8290f4c3d7c23002dfd49a2ebb5a225e3e9038ad (patch)
treea9dc71bb06ca92c863251e210b184244023add00 /src/cpu/intel/socket_FCBGA559/Kconfig
parent965b05adafe3384c3a2a74d642b3e95c00814668 (diff)
cpu/intel/*/Kconfig: move selection of CPU_X86_CACHE_HELPER
Move the selection of CPU_X86_CACHE_HELPER to the Kconfig file of the CPU models which call the x86_enable_cache function that gets added to the build by selecting this option. Change-Id: Ie75682f5d20a79fc2f3aab9b8a2c3ccf79d1ad5c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44227 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/cpu/intel/socket_FCBGA559/Kconfig')
-rw-r--r--src/cpu/intel/socket_FCBGA559/Kconfig1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/cpu/intel/socket_FCBGA559/Kconfig b/src/cpu/intel/socket_FCBGA559/Kconfig
index 87c419fe48..5105f095e9 100644
--- a/src/cpu/intel/socket_FCBGA559/Kconfig
+++ b/src/cpu/intel/socket_FCBGA559/Kconfig
@@ -8,7 +8,6 @@ if CPU_INTEL_SOCKET_FCBGA559
config SOCKET_SPECIFIC_OPTIONS
def_bool y
select CPU_INTEL_MODEL_106CX
- select CPU_X86_CACHE_HELPER
select MMX
select SSE
select CPU_HAS_L2_ENABLE_MSR