summaryrefslogtreecommitdiff
path: root/src/cpu/intel/socket_FCBGA1023
diff options
context:
space:
mode:
authorHuayang Duan <huayang.duan@mediatek.com>2018-09-26 14:51:51 +0800
committerPatrick Georgi <pgeorgi@google.com>2018-10-24 10:03:32 +0000
commite19d61b4e82779c4161a8433d58b2d5706f2d3e1 (patch)
tree77fc3de9d7df942aeb7ca1c7e263fda37dc214f6 /src/cpu/intel/socket_FCBGA1023
parent48c24ce5eefe64b1aa82237f0a4be2772c686ef6 (diff)
mediatek/mt8183: Initialize DRAM with a sequence in constant array
The DRAM init sequence is simply setting some values on register for all DRAM modules, no logic involved; so we can replace it by an array to configure easily. BUG=b:80501386 BRANCH=none TEST=Boots correctly on Kukui, and inits DRAM successfully with related patches. Change-Id: Iacd3ce909ba7a0bdf699c5bfcb2b97f383d7bb6f Signed-off-by: Huayang Duan <huayang.duan@mediatek.com> Reviewed-on: https://review.coreboot.org/28836 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/cpu/intel/socket_FCBGA1023')
0 files changed, 0 insertions, 0 deletions